Senior Principal Engineer - STA

Larsen & Toubro

📍 Bengaluru, Karnataka, India

Full-time Engineers

Job Description

This position is for Senior Level STA Engineer who will oversee full chip and/or subsystem level STA convergence from early stages to signoff. Taking part in top level floorplan and clock planning. Work closely with logic design and DFT engineers to define and implement constraints for the various work modes including their optimization of runtime.
Key Responsibilities
Strong experience in ASIC timing constraints generation, validation and timing closure.
Expertise in Primetime and timing eco (physical aware) using PT-DMSA - full chip and block level
Experience in IO Timing/ interface budgeting / process margins / corner definitions
Familiarity with DFT
Proficient in scripting language (TCL/python).
excellent timing and flow debugging skills
Experience in ECO generation flow for RTL, pre-physical and post route implementation considering timing, congestion and logic equivalence.
Automation to improve PPA (power/per...
        

Apply for this Position

Job Details

Location Bengaluru, Karnataka

Job Type Full-time

Category Engineers

Posted July 25, 2026

Deadline September 03, 2026